User manual INTEL 500 DATASHEET REV 003

Lastmanuals offers a socially driven service of sharing, storing and searching manuals related to use of hardware and software : user guide, owner's manual, quick start guide, technical datasheets... DON'T FORGET : ALWAYS READ THE USER GUIDE BEFORE BUYING !!!

If this document matches the user guide, instructions manual or user manual, feature sets, schematics you are looking for, download it now. Lastmanuals provides you a fast and easy access to the user manual INTEL 500. We hope that this INTEL 500 user guide will be useful to you.

Lastmanuals help download the user guide INTEL 500.


Mode d'emploi INTEL 500
Download
Manual abstract: user guide INTEL 500DATASHEET REV 003

Detailed instructions for use are in the User's Guide.

[. . . ] Intel® Celeron® Processor 500 Series Datasheet For Platforms Based on Mobile Intel® 965 Express Chipset Family January 2008 Revision 003 Document Number: 317665-003 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTELÆ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR. [. . . ] Strobes are associated with signals as shown below. ADSTB[1:0]# Input/ Output A[35:3]# Input/ Output A20M# Input ADS# Input/ Output Signals REQ[4:0]#, A[16:3]# A[35:17]# Associated Strobe ADSTB[0]# ADSTB[1]# BCLK[1:0] Input The differential pair BCLK (Bus Clock) determines the FSB frequency. All FSB agents must receive these signals to drive their outputs and latch their inputs. All external timing parameters are specified with respect to the rising edge of BCLK0 crossing VCROSS. BNR# Input/ Output BNR# (Block Next Request) is used to assert a bus stall by any bus agent who is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions. Datasheet 53 Package Mechanical Specifications and Pin Information Table 15. Signal Description (Sheet 2 of 8) Name Type Description BPM[3:0]# (Breakpoint Monitor) are breakpoint and performance monitor signals. They are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance. BPM[3:0]# should connect the appropriate pins of all Celeron FSB agents. This includes debug or performance monitoring tools. Please refer to the platform design guide for more detailed information. BPRI# (Bus Priority Request) is used to arbitrate for ownership of the FSB. It must connect the appropriate pins of both FSB agents. Observing BPRI# active (as asserted by the priority agent) causes the other agent to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then releases the bus by deasserting BPRI#. BR0# is used by the processor to request the bus. The arbitration is done between processor (Symmetric Agent) and (G)MCH-M (High Priority Agent). BSEL[2:0] (Bus Select) are used to select the processor input clock frequency. Table 3 defines the possible combinations of the signals and the frequency associated with each combination. The required frequency is determined by the processor, chipset and clock synthesizer. All agents must operate at the same frequency. The Intel® Celeron® processor 500 series for platforms based on the Mobile Intel® 965 Express Chipset family operates at a 533-MHz system bus frequency (133-MHz BCLK[1:0] frequency). COMP[3:0] must be terminated on the system board using precision (1% tolerance) resistors. Refer to the appropriate platform design guide for more details on implementation. These signals provide a 64-bit data path between the FSB agents, and must connect the appropriate pins on both agents. [. . . ] The processor operation and code execution is not guaranteed once the activation of the Out of Spec status bit is set. The DTS relative temperature readout corresponds to an Intel Thermal Monitor 1 trigger point. When the DTS indicates maximum processor core temperature has been reached the Intel Thermal Monitor 1 hardware thermal control mechanism activates. The DTS and Intel Thermal Monitor 1 temperature may not correspond to the thermal diode reading since the thermal diode is located in a separate portion of the die. [. . . ]

DISCLAIMER TO DOWNLOAD THE USER GUIDE INTEL 500

Lastmanuals offers a socially driven service of sharing, storing and searching manuals related to use of hardware and software : user guide, owner's manual, quick start guide, technical datasheets...
In any way can't Lastmanuals be held responsible if the document you are looking for is not available, incomplete, in a different language than yours, or if the model or language do not match the description. Lastmanuals, for instance, does not offer a translation service.

Click on "Download the user manual" at the end of this Contract if you accept its terms, the downloading of the manual INTEL 500 will begin.

Search for a user manual

 

Copyright © 2015 - LastManuals - All Rights Reserved.
Designated trademarks and brands are the property of their respective owners.

flag